Warning: include(/home/smartonl/royalcustomessays.com/wp-content/advanced-cache.php): failed to open stream: No such file or directory in /home/smartonl/royalcustomessays.com/wp-settings.php on line 95

Warning: include(): Failed opening '/home/smartonl/royalcustomessays.com/wp-content/advanced-cache.php' for inclusion (include_path='.:/opt/alt/php56/usr/share/pear:/opt/alt/php56/usr/share/php') in /home/smartonl/royalcustomessays.com/wp-settings.php on line 95
Devry ECET365 Week 3 Quiz – RoyalCustomEssays

Devry ECET365 Week 3 Quiz

Devry ECET365 Week 2 Quiz
July 11, 2018
Devry ECET365 Week 4 Quiz
July 11, 2018

ECET 365 Week 3 Quiz1.Question :(TCO #3) Which interrupt is non-maskable?Student Answer:Software interrupt (SWI)Interrupt from a device connected to IRQ pin of HCS12 microcontrollerBoth A and BInterrupt by multiple devices connected to IRQ pin of HCS12 microcontrollerComments:2.Question :(TCO #3) Which of the following interrupts has the highest priority?Student Answer:TCNT timer overflowSCI0ATD0ATD1Comments:3.Question :(TCO #3) Which selection is connected to the reset module in the HCS12 microcontroller?Student Answer:Reset pinADC0ADC1None of the aboveComments:4.Question :(TCO #3) Which bit can mask a maskable interrupt?Student Answer:S bitZ bitN bitNone of the aboveComments:5.Question :(TCO #3) In the HCS12 microcontroller, the address range 0xFFFE – 0xFFFF in the interrupt vector table is assigned to which of the following?Student Answer:Clock monitor fail resetATD0ResetCOP failure resetComments:6.Question :(TCO #3) Freescale utilizes BDM to _____.Student Answer:check each instruction of a program individuallyreset CPU by setting IRQ pin to high-level logiccheck changes in memory and CPU register for each instruction executionBoth A and CComments:7.Question :(TCO #3) Watch dog timer is a utility that _____.Student Answer:can reset the microcontroller whenever a program locks up.can catch errors due to memory corruptionmakes sure that a program does go to an unintentional infinite loop sequenceBoth A and BComments:8.Question :(TCO #3) When an interrupt occurs, _____.Student Answer:in one stage, the contents of the CPU move to RAM memorythe CPU finishes executing its current instruction before it starts running an interrupt threadall interrrupts will be ignored if the I bit is zeroBoth A and BComments:9.Question :(TCO #3) Which combination is an appropriate way of setting up the PORTJ interrupt to enabled?Student Answer:Pin I of CCR = 0Pin I of CCR = 1Pin I of CCR = 1 and PIEJ7 = 1Pin I of CCR = 0 and PIEJ6 = 0Comments:10.Question :(TCO #3) Which of the following interrupts has the highest priority immediately after a microcontroller reset?Student Answer:ResetXIRQCOPAll have the same level of priority.

Place Order